

- ★ Super Low Gate Charge
- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(ON)	ID
80V	12mΩ	11A

Description

The FKS8016 is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKS8016 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

SOP8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	80	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A=25^\circ C$	Continuous Drain Current ¹	11	A
$I_D @ T_A=70^\circ C$	Continuous Drain Current ¹	9	A
I_{DM}	Pulsed Drain Current ²	80	A
EAS	Single Pulse Avalanche Energy ³	80	mJ
$P_D @ T_A=25^\circ C$	Total Power Dissipation ⁴	2.8	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient ¹ ($t \leq 10S$)	---	45	°C/W
	Thermal Resistance Junction-ambient ¹ (Steady State)	---	85	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	80	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=8\text{A}$	---	9.6	12	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}$, $I_D=6\text{A}$	---	12	14.5	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	1.2	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=64\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=64\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=10\text{A}$	---	32	---	S
R_g	Gate Resistance	$V_{\text{DS}}=0\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	0.7	---	Ω
Q_g	Total Gate Charge (10V)	$V_{\text{DS}}=64\text{V}$, $V_{\text{GS}}=10\text{V}$, $I_D=4\text{A}$	---	60.9	---	nC
Q_{gs}	Gate-Source Charge		---	8.1	---	
Q_{gd}	Gate-Drain Charge		---	17.9	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=40\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3.3\Omega$, $I_D=4\text{A}$	---	12.2	---	ns
T_r	Rise Time		---	24.5	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	50.5	---	
T_f	Fall Time		---	17.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=50\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	3120	---	pF
C_{oss}	Output Capacitance		---	140	---	
C_{rss}	Reverse Transfer Capacitance		---	110	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	62	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=1\text{A}$, $T_J=25^\circ\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=4\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	18.6	---	nS
			---	65	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=50\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=40\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J









Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform