

Features

- Advanced Trench MOS Technology
- 100% EAS Guaranteed
- High Current Capability
- Green Device Available

Applications


- SMPS Synchronous Rectification
- DC/DC Converters
- Or-ing

Product Summary



BVDSS	RDS(ON)	ID
40V	1.9mΩ	220A

TO220 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	40	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ^{1,6}	220	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ^{1,6}	145	A
I _{DM}	Pulsed Drain Current ²	400	A
EAS	Single Pulse Avalanche Energy ³	510	mJ
I _{AS}	Avalanche Current	101	A
P _D @T _C =25°C	Total Power Dissipation ⁴	149	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	50	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	0.84	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	40	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=20\text{A}$	---	1.6	1.9	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=20\text{A}$	---	2.0	2.6	
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	1.2	1.7	2.3	V
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=25^\circ\text{C}$	---	---	1	uA
		$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 100	nA
R_g	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.3	---	Ω
Q_g	Total Gate Charge (10V)	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=20\text{A}$	---	126	---	nC
Q_g	Total Gate Charge (4.5V)		---	66	---	
Q_{gs}	Gate-Source Charge		---	17	---	
Q_{gd}	Gate-Drain Charge		---	28	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=20\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{R}_G=1.5\Omega$, $\text{I}_D=20\text{A}$	---	15	---	ns
T_r	Rise Time		---	41	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	58	---	
T_f	Fall Time		---	30	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	6780	---	pF
C_{oss}	Output Capacitance		---	2100	---	
C_{rss}	Reverse Transfer Capacitance		---	225	---	







Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current	---	---	120	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_s=1\text{A}$, $\text{T}_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=10\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.
- 6.Bonding wire limitation current is 120A.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs G-S Voltage

Fig.3 Source Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform