

Features

- ★ Advanced Trench MOS Technology
- ★ Fast Switching Speed
- ★ Reliable and Rugged
- ★ Green Device Available

Applications


- ★ Power Management in TV inverter.
- ★ Isolated DC/DC Converters in Telecom and Industrial.
- ★ Synchronous Rectification in DC/DC Converters.

Product Summary



BVDSS	RDS(ON)	ID
100V	160mΩ	2 A

SOT23 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	100	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	2	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	1.6	A
I _{DM}	Pulsed Drain Current ²	4	A
P _D @T _A =25°C	Total Power Dissipation ³	1.5	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient(steady state) ¹	---	125	°C/W
	Thermal Resistance Junction-ambient(t<10s) ¹	---	85	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	100	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=2\text{A}$	---	---	160	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=1\text{A}$	---	---	175	$\text{m}\Omega$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	1.0	1.5	2.5	V
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=25^\circ\text{C}$	---	---	10	uA
		$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=55^\circ\text{C}$	---	---	100	
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$\text{V}_{\text{DS}}=5\text{V}$, $\text{I}_D=2\text{A}$	---	10.2	---	S
R_{g}	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2.3	4.6	Ω
Q_{g}	Total Gate Charge (10V)	$\text{V}_{\text{DS}}=50\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=2\text{A}$	---	25	---	nC
Q_{gs}	Gate-Source Charge		---	4.2	---	
Q_{gd}	Gate-Drain Charge		---	4.3	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=50\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{R}_{\text{G}}=3.3\Omega$ $\text{I}_D=1\text{A}$	---	17.3	---	ns
T_{r}	Rise Time		---	2.8	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	50	---	
T_{f}	Fall Time		---	2.8	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=15\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1077	---	pF
C_{oss}	Output Capacitance		---	46	---	
C_{rss}	Reverse Transfer Capacitance		---	32	---	







Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_{s}	Continuous Source Current ^{1,4}	$\text{V}_{\text{G}}=\text{V}_{\text{D}}=0\text{V}$, Force Current	---	---	2	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_{\text{s}}=1\text{A}$, $\text{T}_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\text{us}$, duty cycle $\leq 2\%$
- 3.The power dissipation is limited by 150°C junction temperature
- 4.The data is theoretically the same as I_{D} and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs G-S Voltage

Fig.3 Source Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform