

- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary




BVDSS	RDS(on)	ID
100V	100mΩ	3.3A

Description

The FKL0034 is the high cell density trenched N-ch MOSFETs, which provides excellent RDS(on) and efficiency for most of the small power switching and load switch applications. The FKL0034 meets the RoHS and Green Product requirement with full function reliability approved.

SOT223 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	100	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	3.3	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	2.2	A
I _{DM}	Pulsed Drain Current ²	12	A
P _D @T _A =25°C	Total Power Dissipation ³	2.2	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-ambient ¹	---	55	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	12	°C/W

Electrical Characteristics ($T_J=25\text{ }^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}$, $I_D=250\mu\text{A}$	100	---	---	V
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{GS}=10\text{V}$, $I_D=3.3\text{A}$	---	75	100	$\text{m}\Omega$
		$V_{GS}=4.5\text{V}$, $I_D=2.7\text{A}$	---	85	120	$\text{m}\Omega$
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{GS}=V_{DS}$, $I_D=250\mu\text{A}$	1.2	2	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1	uA
		$V_{DS}=80\text{V}$, $V_{GS}=0\text{V}$, $T_J=55\text{ }^{\circ}\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{GS}=\pm 20\text{V}$, $V_{DS}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{DS}=10\text{V}$, $I_D=3.3\text{A}$	---	8	---	S
Q_g	Total Gate Charge (10V)	$V_{DS}=50\text{V}$, $V_{GS}=10\text{V}$, $I_D=3.3\text{A}$	---	11.9	---	nC
Q_{gs}	Gate-Source Charge		---	2.8	---	
Q_{gd}	Gate-Drain Charge		---	1.7	---	
$T_{d(on)}$	Turn-On Delay Time	$V_{DD}=50\text{V}$, $V_{GS}=10\text{V}$, $R_G=3.3\Omega$	---	3.8	---	ns
T_r	Rise Time		---	25.8	---	
$T_{d(off)}$	Turn-Off Delay Time		---	16	---	
T_f	Fall Time		---	8.8	---	
C_{iss}	Input Capacitance	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$	---	450	---	pF
C_{oss}	Output Capacitance		---	55	---	
C_{rss}	Reverse Transfer Capacitance		---	16	---	







Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,4}	$V_G=V_D=0\text{V}$, Force Current	---	---	2.5	A
V_{SD}	Diode Forward Voltage ²	$V_{GS}=0\text{V}$, $I_s=1\text{A}$, $T_J=25\text{ }^{\circ}\text{C}$	---	---	1.2	V
t_{rr}	Reverse Recovery Time	$I_F=2\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25\text{ }^{\circ}\text{C}$	---	35	---	nS
Q_{rr}	Reverse Recovery Charge		---	17	---	nC






Note:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The power dissipation is limited by 150°C junction temperature
4. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.


Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs. G-S Voltage

Fig.3 Source Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs. T_J

Fig.6 Normalized $R_{DS(on)}$ vs. T_J

Data and specifications subject to change without notice.
www.fetek.com.tw Ver : A


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Gate Charge Waveform

SOT223 Package Outline Dimensions



SYMBOLS	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	--	1.80	0.059	--	0.071
A2	0.02	--	0.10	0.001	--	0.004
B	0.60	0.70	0.84	0.024	0.028	0.033
C	0.23	--	0.35	0.009	--	0.014
D	3.30	3.50	3.70	0.130	0.138	0.146
D2	6.70	--	7.30	0.264	--	0.287
E	2.90	3.00	3.10	0.114	0.118	0.122
E2	6.30	6.50	6.70	0.248	0.256	0.264
L	0.75	0.90	1.00	0.030	0.035	0.039
θ	0°	--	10°	0°	--	10°
e	--	2.30	--	--	0.091	--