

Features

- Advanced Trench MOS Technology
- Low $R_{DS(ON)}$
- 100% EAS Guaranteed
- Green Device Available

Product Summary




BVDSS	RDS(on)	ID
40V	2.7mΩ	100A

PRPAK3X3 Pin Configuration

Applications

- SMPS Synchronous Rectification
- DC/DC Converters
- Or-ing



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	100	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	64	A
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	21	A
$I_D @ T_A = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^{1.6}$	13.4	A
I_{DM}	Pulsed Drain Current ²	200	A
EAS	Single Pulse Avalanche Energy ³	162	mJ
I_{AS}	Avalanche Current	57	A
$P_D @ T_C = 25^\circ C$	Total Power Dissipation ⁴	41.7	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	70	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	3.0	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_D=250\mu\text{A}$	40	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=20\text{A}$	---	2.2	2.7	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$, $\text{I}_D=20\text{A}$	---	3.3	4.0	
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$, $\text{I}_D=250\mu\text{A}$	1.2	1.8	2.2	V
I_{DSS}	Drain-Source Leakage Current	$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=25^\circ\text{C}$	---	---	1	uA
		$\text{V}_{\text{DS}}=32\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $\text{T}_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$\text{V}_{\text{GS}}=\pm 20\text{V}$, $\text{V}_{\text{DS}}=0\text{V}$	---	---	± 100	nA
R_g	Gate Resistance	$\text{V}_{\text{DS}}=0\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	1.7	---	Ω
Q_g	Total Gate Charge	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=20\text{A}$	---	45.8	---	nC
Q_{gs}	Gate-Source Charge		---	8	---	
Q_{gd}	Gate-Drain Charge		---	10.6	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$\text{V}_{\text{DD}}=20\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{R}_g=1\Omega$, $\text{I}_D=1\text{A}$	---	15.8	---	ns
T_r	Rise Time		---	9.5	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	35.6	---	
T_f	Fall Time		---	36.3	---	
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}}=20\text{V}$, $\text{V}_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2643	---	pF
C_{oss}	Output Capacitance		---	861	---	
C_{rss}	Reverse Transfer Capacitance		---	81	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,6}	$\text{V}_G=\text{V}_D=0\text{V}$, Force Current	---	---	85	A
V_{SD}	Diode Forward Voltage ²	$\text{V}_{\text{GS}}=0\text{V}$, $\text{I}_s=1\text{A}$, $\text{T}_J=25^\circ\text{C}$	---	---	1.2	V

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $\text{I}_{\text{AS}}=57\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.
- 6.Package limitation current is 85A.

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J









Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Waveform