



FETek Technology Corp.

FKBA3115E

P-Ch 30V Fast Switching MOSFETs



Features

- ★ Advanced Trench MOS Technology
- ★ ESD Protection
- ★ 100% EAS Guaranteed
- ★ Reliable and Rugged
- ★ Green Device Available


Product Summary

BVDSS	RDS(ON)	ID
-30V	8.5mΩ	-59A

Applications

- ★ Power Management in Notebook Computer, Portable Equipment and Battery Powered Systems.

PRPAK5X6 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	-30	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_c = 25^\circ C$	Continuous Drain Current ^{1,6}	-59	A
$I_D @ T_c = 100^\circ C$	Continuous Drain Current ^{1,6}	-37	A
I_{DM}	Pulsed Drain Current ²	-180	A
EAS	Single Pulse Avalanche Energy ³	125	mJ
I_{AS}	Avalanche Current	-50	A
$P_D @ T_c = 25^\circ C$	Total Power Dissipation ⁴	104	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-Ambient ¹	---	72	°C/W
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	1.2	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=-250\mu\text{A}$	-30	---	---	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}$, $I_D=-20\text{A}$	---	6.8	8.5	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-15\text{A}$	---	10.5	14	
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=-250\mu\text{A}$	-1.0	---	-2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=-24\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	-1	uA
		$V_{\text{DS}}=-24\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	-5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 10	uA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}$, $I_D=-20\text{A}$	---	25	---	S
Q_g	Total Gate Charge	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=-10\text{V}$, $I_D=-15\text{A}$	---	68	---	nC
Q_{gs}	Gate-Source Charge		---	10	---	
Q_{gd}	Gate-Drain Charge		---	12	---	
$T_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=-15\text{V}$, $V_{\text{GS}}=-10\text{V}$, $R_G=3.3\Omega$	---	12	---	ns
T_r	Rise Time		---	11	---	
$T_{\text{d(off)}}$	Turn-Off Delay Time		---	105	---	
T_f	Fall Time		---	21	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	4319	---	pF
C_{oss}	Output Capacitance		---	439	---	
C_{rss}	Reverse Transfer Capacitance		---	299	---	







Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	-32	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $I_s=-1\text{A}$, $T_J=25^\circ\text{C}$	---	---	-1	V
t_{rr}	Reverse Recovery Time	$I_F=-15\text{A}$, $\text{di}/\text{dt}=100\text{A}/\mu\text{s}$,	---	38	---	nS
			---	20	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=-25\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=-50\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D , in real applications , should be limited by total power dissipation.
- 6.The maximum current rating is package limited.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs G-S Voltage

Fig.3 Source Drain Forward Characteristics

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform